版权说明:本文档由用户提供并上传,收益归属内容提供方,若内容存在侵权,请进行举报或认领
文档简介
1、Timing Analysis & Signal Simulation on PC Systems,By Pierre Lee at ARIMA 4/16/2002,Hold,Common Clock Data Transfer,D0 D1 D2,D0 D1 D2,Clock Driver,Driving,Receiving,Tco,Flight Time,Setup,1,2,3,4,Defining Tco,Din,Clock,OutputBuffer,InternalLogic,RL = 50 W,Clock rises t = 0,Vmeas,Tco,Load for Tco measu
2、rement (from databook),Tco = time from clock rise to Vmeas into test load,Components of Tco,Din,Clock,OutputBuffer,InternalLogic,RL = 50 W,Clock rises t = 0,Vmeas,Tco,Internal delay = from clock rise to the point where the output begins to switch,External (buffer) delay = howlong the buffer takes to
3、 drive thereference load to Vmeas,For Signal Integrity Purposes .,Its all in the Math .,Driving,Receiving,Tco,Flight Time,1,2,3,4,?,t = 0,Clock Jitter,Clock Driver,Clock Jitter occurs when the clock period varies from one period to the next Usually caused by PLL instability in the clock driver Jitte
4、r increases / decreases the clock period, decreasing the effective clock cycle,Clock Skew,D0 D1 D2,Clock Driver,D0 D1 D2,t = 0,t = 1,t = 2,Occurs when different devices see the clock transition at different times Increases / decreases the apparent clock cycle. Depending on which devices are driving
5、/ receiving Reduces the effective clock cycle,Bus Clock Cycle Budgeting,For each Driver Receiver path: Tflightmax Receiver(Hold) - Driver(Tcomin) + Skew + Crosstalk,Common Clock Bus Example,Intel Pentium-Pro reference design Processor/Chipset Bus (GTL+, 66 MHz) Intel GTL+ Design Guidelines,Defining
6、Device Timing,Timings taken from “AC (dynamic) Specifications” sections of Intel datasheets Most datasheets available via WWW Important parameters Clock Data Valid for GTL+ Bus Setup / Hold requirements for GTL+ signals PLL Jitter (if specd),Pentium Pro,440FX (timings from 440LX),Determining Flight
7、Times,Tflightmax = 4.50 ns Tflightmin = 0.45 ns,Signal Wave Propagation,Flight time t1 = L/c,c 6.5 in/ns Tflightmax = 4.50 ns Tflightmin = 0.45 ns 29in L 3in,Risk,Ohms law ?,i = (va-vb) / Rtrace,i when Rtrace 0,Model of transmission line,Signal Wave Propagation,Flight time t1 = L/c,Impedance Change,
8、Layer change Reference plane crossing Trace splitting Series component Connector Pull high & pull down,Impedance Change,Layer change,Reference plane crossing,Trace splitting,Series component,Connector,Pull high,Schematics vs. Layout,Microstrip Section,Zo = f( w, h, t, er),Zo = Characteristic impedan
9、ce (W) w = Width of trace (mils) t = Thickness of trace (mils) h = Thickness of dielectric layer (mils) er = Dielectric constant of the dielectric layer,Impedance Verification by TDR,Impedance Verification by TDR,Impedance Measured by HP 54754A,Flip-Chip Package,IBIS ModelI/O Buffer Information Spec
10、.,Simulation by 3com,Low Voltage CMOS,Un-terminated,Terminated,Low Voltage CMOS,Un-terminated,Terminated,Clock gen. Waveform,IDE Waveform,Crosstalk,When traces are close together, a change in current flow in one trace will cause current to flow in an adjacent trace Aggressor traces induce currents i
11、n adjacent victim traces Changes in current flow only occur during the aggressors rising and falling edges,Crosstalk,No Crosstalk,Impacts of Crosstalk,Crosstalk causes switching noise to appear on victim traces that would otherwise be quiet Crosstalk degrades the system noise budget when it occurs b
12、etween signals that are not part of the same signal group Since crosstalk only occurs when drivers are switching, the magnitude of crosstalk between bus bits is usually not important,Aggressor,Victim,Crosstalk-induced noise,Electrical Model for Crosstalk,Crosstalk - Impact on Bus Timing,Crosstalk be
13、tween adjacent bus bits affects edge speed (and therefore flight time) Denser routing makes better use of board space, but at the expense of larger variations in flight time Pre-layout crosstalk analysis helps the designer make the best tradeoff between routing density and signal integrity,Even Mode
14、,Reference,Odd Mode,D0 D1 D2,D0 D1 D2,D0 D1 D2,Example of Crosstalk,Risk in mass production,PCBs statistical quality Driving strength variation in chipset Passive components quality Temperature variation,Monte Carlo Analysis,A risk analysis instead of analytical method Used in complicate systems or too many parameters Suitable for mass production models,Example of Monte Carlo,Monte Carlo for Clock Signal,Conclusion,Impedance matching is important
温馨提示
- 1. 本站所有资源如无特殊说明,都需要本地电脑安装OFFICE2007和PDF阅读器。图纸软件为CAD,CAXA,PROE,UG,SolidWorks等.压缩文件请下载最新的WinRAR软件解压。
- 2. 本站的文档不包含任何第三方提供的附件图纸等,如果需要附件,请联系上传者。文件的所有权益归上传用户所有。
- 3. 本站RAR压缩包中若带图纸,网页内容里面会有图纸预览,若没有图纸预览就没有图纸。
- 4. 未经权益所有人同意不得将文件中的内容挪作商业或盈利用途。
- 5. 人人文库网仅提供信息存储空间,仅对用户上传内容的表现方式做保护处理,对用户上传分享的文档内容本身不做任何修改或编辑,并不能对任何下载内容负责。
- 6. 下载文件中如有侵权或不适当内容,请与我们联系,我们立即纠正。
- 7. 本站不保证下载资源的准确性、安全性和完整性, 同时也不承担用户因使用这些下载资源对自己和他人造成任何形式的伤害或损失。
最新文档
- 2024事业单位岗位聘用合同
- 2024企业管理咨询战略合作服务合同
- 2024年冰醋酸项目发展计划
- 2024年1月贵州省普通高等学校招生考试适应性测试地理试题(解析版)
- 2022年葫芦岛市第四中学中考数学押题卷含解析
- 福建省龙岩市连城县重点达标名校2021-2022学年毕业升学考试模拟卷数学卷含解析
- 2024年防雷工程项目合作计划书
- 主题意义引领下小学英语作业设计探究
- 2021-2022学年山东省青岛市即墨区第二十八中学中考联考数学试卷含解析
- 2024年台站测风仪项目建议书
- 2024事业单位招聘考试时事政治考试题库及完整答案【历年真题】
- 2024届湖南省永州市高三下学期三模数学试题及答案
- 工程建设其他费用概算表(二类费)
- 2024年黑龙江鸡西市城子河区煤炭生产安全管理局招聘10人历年公开引进高层次人才和急需紧缺人才笔试参考题库(共500题)答案详解版
- 2024年天津市河东区中考二模语文试题
- 湖北武汉城投集团招聘考试试题及答案
- 2024保密知识考试题库(网校专用)
- 虚拟现实技术及应用智慧树知到期末考试答案章节答案2024年兰州文理学院
- 2024届广东省东莞市南开实验校中考历史猜题卷含解析
- 30题仪表工程师岗位常见面试问题含HR问题考察点及参考回答
- 【编制说明】电力电缆通道用防火隔板及槽盒技术规范
评论
0/150
提交评论